Technical Datasheet

AFBR-79EEPZ-HW1-C

Avago Broadcom® Compatible 40GBase-CSR4 QSFP+ Transceiver

Hot Pluggable, +3.3V, Duplex LC, MPO, DOM, MMF, 850nm, up to 400m, Commercial Temperature

FEATURES

- 4 CWDM lanes MUX/DEMUX design
- Up to 11.2Gbps per channel bandwidth
- Aggregate bandwidth of > 40Gbps
- Duplex LC connector
- Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-CSR4 Standard
- QSFP MSA compliant
- Up to 400m transmission
- Compliant with QDR/DDR InfiniBand data rates
- Single +3.3V power supply operating
- Built-in digital diagnostic functions
- Commercial Operating Temperature Range: 0 to 70°C
- RoHS Compliant Part

APPLICATIONS

- Rack to rack
- Data centres Switches and Routers
- Metro networks
- Switches and Routers
- 40GBase-CSR4 Ethernet Links

ATGBICS® All rights reserved. EOE

Technical Datasheet

DESCRIPTION

AFBR-79EEPZ-HW1-C is a transceiver module designed for 400m optical communication applications. The design is compliant to 40GBase-CSR4 of the IEEE P802.3ba standard. The module converts 4 inputs channels (ch) of 10Gb/s electrical data to 4 CWDM optical signals, and multiplexes them into a single channel for 40Gb/s optical transmission. Reversely, on the receiver side, the module optically de-multiplexes a 40Gb/s input into 4 CWDM channels signals, and converts them to 4 channel output electrical data.

The central wavelength of 850nm as member of the CWDM wavelength grid defined in ITU-T G694.2. It contains a duplex LC connector for the optical interface and a 38-pin connector for the electrical interface. To minimize the optical dispersion in the long-haul system, single-mode fibre (SMF) must be applied in this module. The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference.

The module operates from a single +3.3V power supply and LVCMOS/LVTTL global control signals such as Module Present, Reset, Interrupt and Low Power Mode are available with the modules. A 2-wire serial interface is available to send and receive more complex control signals and to obtain digital diagnostic information. Individual channels can be addressed and unused channels can be shut down for maximum design flexibility.

The AFBR-79EEPZ-HW1-C is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Typical	Max.	Unit
Operating Temperature	Τo	0		70	°C
Storage Temperature	Ts	-40		85	°C
Supply Voltage	V _{cc} T, R	-0.5		4	V
Relative Humidity	RH	0		85	%

Recommended Operating Environment:

Parameter	Symbol	Min.	Typical	Max.	Unit
Case operating Temperature	To	0		70	°C
Supply Voltage	V _{CCT, R}	+3.13	3.3	+3.47	V
Supply Current	lcc			1000	mA
Power Dissipation	PD			3.5	W

ATGBICS® All rights reserved. EOE

Ref: ATGBICS_AFBR-79EEPZ-HW1-C_V1

Page 2 of 10

Technical Datasheet

Electrical Characteristics (T_o = 0 to 70 °C, VCC = 3.13 to 3.47 Volts

Parameter	Symbol	Min	Туре	Max	Unit	Notes
Data Rate per Channel		-	10.3125	11.2	Gbps	
Power Consumption		-	2.5	3.5	W	
Supply Current	lcc		0.75	1.0	А	
Control I/O Voltage-High	VIH	2.0		Vcc	V	
Control I/O Voltage-Low	VIL	0		0.7	V	
Inter-Channel Skew	TSK			150	Ps	
RESETL Duration			10		Us	
RESETL De-assert time				100	ms	
Power On Time				100	ms	
Transmitter	·					
Single Ended Output Voltage Tolerance		0.3		4	V	1
Common mode Voltage Tolerance		15			mV	
Transmit Input Diff Voltage	VI	150		1200	mV	
Transmit Input Diff Impedance	ZIN	85	100	115		
Data Dependent Input Jitter	DDJ		0.3		UI	
Receiver						
Single Ended Output Voltage Tolerance		0.3		4	V	
Rx Output Diff Voltage	Vo	370	600	950	mV	
Rx Output Rise and Fall Voltage	Tr/Tf			35	ps	1
Total Jitter	TJ		0.3		UI	

Notes:

1. 20~80%

Technical Datasheet

Optical Parameters ($T_0 = 0$ to 70 °C, Vcc = 3.0 to 3.6 Volts)

ParameterSymbolMinTypMaxUnitRef.TransmitterTransmitter 1.0 830 nm <t< th=""><th></th><th></th><th></th><th>-</th><th></th><th></th><th></th></t<>				-			
L0L0830nmUnitL1840nmL2850nmSide-mode Suppression RatioSMSR30Side-mode Suppression RatioSMSR30Side-mode Suppression Peatron PowerPT<		Symbol	Min	Тур	Мах	Unit	Ref.
Wavelength AssignmentL1840nmL2850nmSide-mode Suppression RatioSMSR30Side-mode Suppression RatioSMSR30Side-mode Suppression RatioSMSR30	Iransmitter						
		L0		830		nm	
	Wavelength Assignment	L1		840		nm	
L3L3860nmSide-mode Suppression RatioSMSR30dBTotal Average Launch PowerPT8.3.dBmAverage Launch Power, each Lane6.5dBDifferences in Launch Power between any two Lanes (OMA)6.5dBOptical Modulation Amplitude, each LaneOMA-4+3.5dBmDytacal Modulation Amplitude, each LaneOMA-4+3.5dBTDP, each LaneTDPdBTDP, each LaneTDPdBTotal Average Launch Power of MA minus Transmitter and Dispersion Penalty (TDP), each LaneFDPTDP, each LaneER3.5dBVary Y, Y3(0.25, 0.4, 0.45, 0.25, 0.28, 0.4)Optical Return Loss Tolerance1.28dBHZ1Average Launch Power OFF Transmitter, each LanePoffRetative Intensity NoiseRin1.28dBm1Average Power at Receiver Input, each LaneR-13.7Receiver Cower (OMA), each LaneRrx3.5dBmReceiver Power (OMA), each LaneSR1.15dBmReceiver Sensitivity in OMA, 							
Side-mode Suppression RatioSMSR30dBTotal Average Launch PowerPT8.3dBmAmount of the sector of the		L2		850		nm	
Total Average Launch Power PT - - 8.3 dBm Average Launch Power, each Lane - - 2.3 dBm - Difference in Launch Power between any two Lanes (OMA) - - - 6.5 dB - Optical Modulation Amplitude, each Lane OMA -4 +3.5 dBm - Ind Dispersion Penalty (TDP), each Lane OMA -4 +3.5 dB - Transmitter -4.8 - - dB - - - - dB - - - - - - - - - - - - - - -		L3		860		nm	
Total Average Launch Power PT - - 8.3 dBm Average Launch Power, each Lane -7 - 2.3 dBm Difference in Launch Power between any two Lanes (OMA) - - 6.5 dB Optical Modulation Amplitude, each Lane OMA -4 +3.5 dBm Launch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each Lane OMA -4 - 8.3 dB Transmitter Sys Ask Definition {X1, X2, X3, Y1, Y2, Y3} ER 3.5 - - dB Optical Return Loss Tolerance - - 20 dB Relative Intensity Noise Rin - - 20 dB Relative Intensity Noise Rin - - 12 dB/HZ 1 Optical Return Loss Tolerance - - - 12 dB Relative Intensity Noise Rin -13.7 2.3 dBm 1 <	Side-mode Suppression Ratio	SMSR	30	-	_	dB	
Average Launch Power, each Lane72.3dBmDifference in Launch Power between any two Lanes (OMA)6.5dBOptical Modulation Amplitude, each LaneOMA-4+3.5dBmLaunch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each LaneOMA-4+3.5dBmTDP, each LaneTDP-2.3dBStruction RatioER3.5dBTransmitter Eye Mask Definition (X1, X2, X3, Y1, Y2, Y3)(0.25, 0.4, 0.45, 0.25, 0.28, 0.4)-2.0dBmOptical Return Loss Tolerance2.0dBAverage Launch Power OFF Transmitter, each LanePoff12dBmRetaive Intensity NoiseRin12dBmOptical Return Loss Tolerance12dBm1Average Power at Receiver Input, each LaneR-13.72.3dBm1Receiver2.0dBReceiver OWer (OMA), each Lane2.0dB-Receiver Power (OMA), each Lane2.0dBm-Receiver Power (OMA), each LaneReceiver Power (OMA), each LaneReceiver Power (OMA), each LaneReceiver Power (OMA), each Lane- <td< th=""><th>Total Average Launch Power</th><th></th><th></th><th>_</th><th>83</th><th></th><th></th></td<>	Total Average Launch Power			_	83		
Difference in Launch Power between any two Lanes (OMA)6.5dBOptical Modulation Amplitude, each Lane and Dispersion Penalty (TDP), each LaneOMA-4+3.5dBmTDP, each LaneTDP-4.8-2.3dBExtinction RatioER3.5dBTransmitter Eye Mask Definition (X1, X2, X3, Y1, Y2, Y3)(0.25, 0.4, 0.45, 0.25, 0.28, 0.4)-2.0dBOptical Return Loss Tolerance each Lane20dB-Average Launch Power OFF Transmitter, each LanePoff20dB-Poff each LaneRin20dB12dB/HZ1Optical Return Loss Tolerance each Lane12dB12dB-Poff each LaneRin12dB12dB-Relative Intensity Noise Damage ThresholdTHd3.3-dBm </th <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>							
two Lanes (OMA)OMAIdeaIdeaIdeaIdeaOptical Modulation Amplitude, each LaneOMA4.4+3.5dBmIdeaLaunch Power in OMA minus TransmitterTDP-4.8-2.3dBIdeaTDP, each LaneTDPS-2.3dBIdeaIdeaTransmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3C.25, 0.4, 0.45, 0.25, 0.45, 0.25, 0.25, 0.45, 0.45,			-	-			
Launch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each Lane-4.8-dBmdBmTDP, each LaneTDP2.3dBTDR, each LaneER3.5dBTransmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3} $\{0.25, 0.4, 0.45, 0.25, 0.28, 0.48\}$ -dBmOptical Return Loss Tolerance20dBAverage Launch Power OFF Transmitter, each LanePoff20dBRelative Intensity NoiseRin12dB1Optical Return Loss Tolerance12dB1Relative Intensity NoiseRin12dB1Poff3.3-dBm11<	-						
and Dispersion Penalty (TDP), each LaneImage: Constraint of the transmitter of the transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, Y1, Y2, Y3}Image: Constraint of transmitter Eye Mask Definition {X1, X2, Y1, Y2, Y3}		OMA			+3.5	dBm	
TDP, each LaneTDPTDP2.3dBExtinction RatioER3.5dBTransmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3} $\left\{ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-4.8	-		dBm	
Extinction RatioER 3.5 $ -$ dBTransmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3} $\{0.25, 0.4, 0.45, 0.25, 0.28, 0.4\}$ $\{0.25, 0.4, 0.45, 0.25, 0.28, 0.4\}$ $\{0.8, 0.4\}$ $\{0.8, 0.4\}$ <		 -					
Transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3} {0.25, 0.4, 0.45, 0.25, 0.28, 0.4} <th>•</th> <th></th> <th>0.5</th> <th></th> <th>2.3</th> <th></th> <th></th>	•		0.5		2.3		
X3, Y1, Y2, Y3 $0.45, 0.25, 0.28, 0.4$ $ 20$ dB Optical Return Loss Tolerance each Lane $ 20$ dB $-$ Relative Intensity NoiseRin $ 20$ dB $-$ Relative Intensity NoiseRin $ 128$ dB/HZ 1 Optical Return Loss ToleranceRin $ 128$ dB/HZ 1 Average Power at Receiver $ 128$ dB/M 1 Average Power at Receiver Input, each LaneR -13.7 2.33 dBm 1 Receiver Electrical 3 dB upper Cut off Frequency, each Lane -22 2 dB $-$ Receiver ReflectanceRrx -22 2 dB $-$ Receiver Sensitivity in OMA, each Lane $ -11.5$ dBm $-$ Difference in Receive Power between any two Lanes (OMA)SR $ -11.5$ dBm $-$ Difference in Receive Power between any two Lanes (OMA)SR $ -11.5$ dBm $-$ Difference in Receive Power between any two Lanes (OMA)LOS _A -30 $ -15$ dBm $-$ LOS AssertLOS _A -30 $ -15$ dBm $ -$		ER		-	-	dB	
Optical Return Loss ToleranceImage: Marge Launch Power OFF Transmitter, each LanePoffImage: Marge Power at Receiver Input, each LanePoffImage: Marge Power at Receiver Input, each LaneRImage: Marge Power at Receiver Power (OMA), each LaneRImage: Marge Power at Receiver Power at Receiver Power (OMA), each LaneRImage Power at Receiver Power at Receiver Power			0.45, 0.25,				
Average Launch Power OFF Transmitter, each LanePoffPoff-30dBmReliveRelative Intensity NoiseRin-128dB/HZ1Optical Return Loss Tolerance12dB1Receiver12dB1Damage ThresholdTHd3.3dBm1Average Power at Receiver Input, each LaneR-13.72.3dBm1Receiver Power (OMA), each LaneR-13.72.3dBm1Receiver Power (OMA), each Lane3.5dB1Receiver ReflectranceR-222dB1Receiver ReflectanceRrx26dB1Stressed Receiver Sensitivity in OMA, each LaneSR11.5dBm1Difference in Receive Power between any two Lanes (OMA)SR11.5dBm1Difference in Receive Power between any two Lanes (OMA)LOS_b15dBm1ILOS AssertLOS_b15dBm11LOS HysteresisLOS_H0.5-0.5dBm1	Optical Return Loss Tolerance		-	-	20	dB	
each LaneImage: field of the section of		Poff			-30		
Optical Return Loss ToleranceImage ThresholdImage Threshold <th< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>							
ReceiverDamage ThresholdTHd3.3dBm1Average Power at Receiver Input, each LaneR-13.72.3dBm1Receiver Power (OMA), each LaneR-13.73.5dBReceive Electrical 3 dB upper Cut off Frequency, each Lane12.3GHz12.3GHzRSSI Accuracy-22dBReceiver ReflectanceRrx-26dB1Receiver ReflectanceRrx3.5dBm11Stressed Receiver Sensitivity in OMA, each LaneSR11.5dBm1Difference in Receive Power between any two Lanes (OMA)SR11.5dBm1Receive Electrical 3 dB upper Cutoff Frequency, each LaneSR11.5dBm1Difference in Receive Power between any two Lanes (OMA)SR11.5dBm11LOS De-AssertLOS _D -15dBm12.3GHz111 <t< th=""><th>Relative Intensity Noise</th><th>Rin</th><th></th><th></th><th></th><th></th><th>1</th></t<>	Relative Intensity Noise	Rin					1
Damage ThresholdTHd 3.3 Image ThresholddBm1Average Power at Receiver Input, each LaneR -13.7 2.3 dBmImage ThresholddBmImage ThresholdImage Threshold<	•		-	-	12	dB	
Average Power at Receiver Input, each LaneR-13.72.3dBmReceiver Power (OMA), each Lane3.5dBReceive Electrical 3 dB upper Cut off Frequency, each Lane12.3GHzRSSI Accuracy-22dBReceiver ReflectanceRrx-26dBReceiver Power (OMA), each Lane-3.5dBmStressed Receiver Sensitivity in OMA, each Lane-3.5dBmStressed Receiver Sensitivity, each LaneSR11.5dBmDifference in Receive Power between any two Lanes (OMA)SR11.5dBmDifference in Receive Power between any two Lanes (OMA)LOS _D 15dBmLOS De-AssertLOS _D -15dBmLOS AssertLOS _H 0.5-15dBm							
LaneImage: Constraint of the section of t							1
Receive Electrical 3 dB upper Cut off Frequency, each Lane12.3GHzGHzRSSI Accuracy-2-2dBReceiver ReflectanceRrx-22dBReceiver Power (OMA), each Lane-2-26dBm-26dBmStressed Receiver Sensitivity in OMA, each Lane3.5dBm-Receiver Sensitivity, each LaneSR11.5dBm-Receiver Sensitivity, each LaneSR11.5dBm-Difference in Receive Power between any two Lanes (OMA)SR12.3GHz-Receive Electrical 3 dB upper Cutoff Frequency, each LaneLOSLOS15dBm-LOS De-AssertLOSA-3015dBmLOS HysteresisLOSH0.5-0.5dB		R	-13.7		2.3	dBm	
Frequency, each LaneImage: constraint of the section o	• •						
Receiver ReflectanceRrxImage: Construction of the system of the sy	••				12.3	GHz	
Receiver Power (OMA), each Lane3.5dBmStressed Receiver Sensitivity in OMA, each Lane9.9dBmReceiver Sensitivity, each LaneSR11.5dBmDifference in Receive Power between any two Lanes (OMA)SR11.5dBmReceive Electrical 3 dB upper Cutoff Frequency, each LaneCutoSp12.3GHzLOS De-AssertLOSp15dBmLOS AssertLOSA-3015dBmLOS HysteresisLOSH0.5			-2			dB	
Stressed Receiver Sensitivity in OMA, each LaneImage: Sensitivity in OMA, each LaneImage: Sensitivity in OMA, sensitivity, each LaneImage: Sensitivity, each Lane <th< th=""><th></th><th>Rrx</th><th></th><th></th><th></th><th></th><th></th></th<>		Rrx					
each LaneIndexIndexIndexIndexReceiver Sensitivity, each LaneSR11.5dBmDifference in Receive Power between any two Lanes (OMA)IndexIndexIndexReceive Electrical 3 dB upper Cutoff Frequency, each LaneIndexIndexIndexLOS De-AssertLOSDIndexIndexIndexLOS AssertLOSA-30IndexIndexLOS HysteresisLOSH0.5IndexIndex	· · ·		-	-			
Difference in Receive Power between any two Lanes (OMA)Image: Comparison of the comparison			-	-	-9.9	dBm	
Difference in Receive Power between any two Lanes (OMA)Image: Comparison of the comparison	Receiver Sensitivity, each Lane	SR	-	-	-11.5	dBm	
Receive Electrical 3 dB upper Cutoff Frequency, each LaneImage: Second					7.5	dB	
Frequency, each Lane Image: Marcine State Image: Ma							
LOS De-Assert LOSD -15 dBm LOS Assert LOSA -30 Comparison dBm LOS Hysteresis LOSH 0.5 dBm dBm					12.3	GHz	
LOS Assert LOS _A -30 dBm LOS Hysteresis LOS _H 0.5 dB							
LOS _H 0.5 dB					-15		
	LOS Hysteresis Notes:	LOSH	0.5			αB	

Notes:

1. 12dB Reflection

ATGBICS® All rights reserved. EOE

Ref: ATGBICS_AFBR-79EEPZ-HW1-C_V1

Page 4 of 10

ATGBICS" by APPROVED TECHN@LOGY

Technical Datasheet

Diagnostic Monitoring Interface

Digital diagnostics monitoring function is available on all QSFP+ CSR4. A 2-wire serial interface provides user to contact with module. The structure of the memory is shown in flowing. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function. The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL has been asserted, the host can read out the flag field to determine the affected channel and type of flag.

Ref: ATGBICS_AFBR-79EEPZ-HW1-C_V1

Page 5 of 10

Technical Datasheet

Timing for Soft Control and Status Functions

Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on1, hot plug or rising edge of Reset until the module is fully functional2
Reset Init Assert Time	t_reset_init	2	μs	A Reset is generated by a low level longer than the minimum reset pulse time present on the ResetL pin.
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on1 until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on1 to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fully functional2
LPMode Assert Time	ton_LPMode	100	μs	Time from assertion of LPMode (Vin:LPMode =Vih) until module power consumption enters lower Power Level
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL until Vout:IntL = Vol
IntL Deassert Time	toff_IntL	500	μs	toff_IntL 500 μ s Time from clear on read3 operation of associated flag until Vout:IntL = Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set and IntL asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set4 until associated IntL assertion is inhibited
Mask De-assert Time	toff_mask	100	ms	Time from mask bit cleared4 until associated IntIL operation resumes
ModSelL Assert Time	ton_ModSelL	100	μs	Time from assertion of ModSelL until module responds to data transmission over the 2-wire serial bus
ModSelL Deassert Time	toff_ModSelL	100	μs	Time from deassertion of ModSelL until the module does not respond to data transmission over the 2-wire serial bus
Power_over-ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set 4 until module power consumption enters lower Power Level
Power over-ride or Power-set De-assert Time	toff_Pdown	300	ms	Time from P_Down bit cleared4 until the module is fully functional3

Notes:

- 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified value.
- 2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 de-asserted.
- 3. Measured from falling clock edge after stop bit of read transaction.
- 4. Measured from falling clock edge after stop bit of write transaction.


ATGBICS® All rights reserved. EOE

Ref: ATGBICS_AFBR-79EEPZ-HW1-C_V1


Page 6 of 10

Technical Datasheet

Transceiver Block Diagram



Pin Assignment





ATGBICS® All rights reserved. EOE

Ref: ATGBICS_AFBR-79EEPZ-HW1-C_V1

Page 7 of 10

Technical Datasheet

Pin Description

Pin	Logic	Symbol	Name/Description	Ref.
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Output	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Output	
7		GND	Ground	1
8	LVTTL-I	ModSelL	Module Select	
9	LVTTL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Ground	1
14	CML-O	Rx3p	Receiver Inverted Data Output	
15	CML-O	Rx3n	Receiver Non-Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Inverted Data Output	
18	CML-O	Rx1n	Receiver Non-Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL	Interrupt	
29		VccTx	+3.3V Power Supply Transmitter	2
30		Vcc1	+3.3V Power Supply	2
31	LVTTL-I	LPMode	Low Power Mode	
32		GND	Ground	1
33	CML-I	Тх3р	Transmitter Inverted Data Output	
34	CML-I	Tx3n	Transmitter Non-Inverted Data Output	

ATGBICS® All rights reserved. EOE

Ref: ATGBICS_AFBR-79EEPZ-HW1-C_V1

Page 8 of 10


Technical Datasheet

35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Inverted Data Output	
37	CML-I	Tx1n	Transmitter Non-Inverted Data Output	
38		GND	Ground	1

Notes:

- GND is the symbol for single and supply(power) common for QSFP modules, All are common within the QSFP module and all module voltages are referenced to this potential otherwise noted. Connect these directly to the host board signal common ground plane. Laser output disabled on TDIS >2.0V or open, enabled on TDIS <0.8V.
- 2. VccRx, Vcc1 and VccTx are the receiver and transmitter power suppliers and shall be applied concurrently. Recommended host board power supply filtering is shown below. VccRx, Vcc1 and VccTx may be internally connected within the QSFP transceiver module in any combination. The connector pins are each rated for maximum current of 500mA.

Recommended Circuit




ATGBICS® All rights reserved. EOE

Ref: ATGBICS_AFBR-79EEPZ-HW1-C_V1

Page 9 of 10

Technical Datasheet

Mechanical Dimensions (units: mm)



 $\label{eq:atGBICS} \ensuremath{\mathsf{AII}}\xspace$ All rights reserved. EOE

Ref: ATGBICS_AFBR-79EEPZ-HW1-C_V1

Page 10 of 10